

FIG. 1




FIG. 2




FIG. 3

FIG. 3 is a block diagram of a system for processing signals. The system includes a multiplexer (MUX) 302, a filter 306, a phase-locked loop (PLL) 308, an oscillator (Osc.) 310, and a multiplier (X) 312. The MUX 302 receives four inputs: A, B, C, and EXT. The output of the MUX is connected to the filter 306. The output of the filter is connected to the PLL 308. The PLL 308 also receives a reference signal from the oscillator 310. The output of the PLL is connected to the multiplier 312. The output of the multiplier is labeled 204 and is sent to a 'Line' and 'Cands' output. A feedback path labeled 'T0 ALL' returns from the output to the PLL.




FIG. 4




FIG. 5




FIG. 6